| Job Title | Engineering Manager | |
![]() | ||
| Duties |
To manage and provide a direct technical contribution to the
manufacturing and process engineering operations of Bay 5 wafer
fabrication. To be responsible for the research and development of new IGBT, FRD and SOS wafer processes. To lead the planning and implementation of a 6-inch upgrade to the IGBT and FRD wafer fabrication facilities. | |
![]() | ||
| Qualifications / Requirements |
Is a graduate in a relevant engineering or science subject with at
least 10 years industrial experience. Has recent wafer fabrication engineering and technology experience relevant to power semiconductor devices and CMOS semiconductor products and has the ability to manage activities and projects. Has strong interpersonal skills and the ability to work with staff at all levels of seniority. Has appropriate awareness of health and safety, quality and the environmental requirements of a wafer fabrication operation. | |
![]() | ||
| Contact Details |
Applicants can apply by completing an application
form. In the event that you are unable to download the
application form, they are also available from: HR Department Dynex Semiconductor Ltd Doddington Road Lincoln LN6 3LF Tel: 01522 502755 Completed application forms should be emailed to the following address: recruitment@dynexsemi.com | |
![]() | ||
| Closing Date | 20 August 2008 |
| Copyright © 2008 Dynex Semiconductor Copyright © 1995-2008 I-Next Ltd |
We welcome your comments about this service, please send them to: power_solutions@dynexsemi.com |